6678 and K7-FPGA SRIO connection, from 4x to 1X, how to deal with the DSP side

Home Evil Mad Scientist Forums Electronics 6678 and K7-FPGA SRIO connection, from 4x to 1X, how to deal with the DSP side

Tagged: 

This topic contains 0 replies, has 1 voice, and was last updated by  Iddo 6 days, 19 hours ago.

Viewing 1 post (of 1 total)
  • Author
    Posts
  • #28009

    Iddo
    Participant

    I use ti-TMS320C6678 and K7 FPGA in the project to communicate with SRIO. I need to connect to 4X. After the initialization is completed, I can find the connection mode from 4X to 1x by querying the “SPnCTL” register on the DSP side. In the process, I need to guarantee 4X connection can guarantee the transmission bandwidth. How to ensure that 4x becomes 1x after initialization and reinitialize to 4X?

    • This topic was modified 5 days, 12 hours ago by  Windell Oskay.
Viewing 1 post (of 1 total)

You must be logged in to reply to this topic.